

U_Signal_Distribution
Signal_Distribution.SchDoc

U_Board2Board
Board2Board.SchDoc

U_SD_Card
SD_Card.SchDoc

U_Power_Supply_Input
Power_Supply_Input.SchDoc

U_Block_Diagram
Block_Diagram.SchDoc

U_Power_Supply_1
Power_Supply_1.SchDoc


















U_Power_Supply_2
Power_Supply_2.SchDoc

U_ETH-PHY
ETH-PHY.SchDoc

U_XMOD
XMOD.SchDoc


PG_Module

PG_Module




design information, revision number, ...

Serial
Serialnumber 6,3 x 6,3mm






Project Logo

mounting holes for M3 screws




MH1 MH2 MH3
MH4 MH5 MH6



The 5th digital socket is not full connected with FPGA pins. DIG_01...DIG06 and DIG_25...DIG_30 of this socket can be used externally via this connector.




U_J3 J3.SchDoc



U_J4 J4.SchDoc







1V8 from Treanz U19 -> Not used

1V8 from Treanz U19 -> Not used







Title J2.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY		
Size: A4	Revision: 3v00			
Date: 17.06.2020	Time: 23:24:32	Sheet 4 of 22	Author: Andreas Geiger	
Project: UltraZOhm_CarrierBoard.PriPcb				









Title J3.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY	
Size: A4	Revision: 3v00		
Date: 17.06.2020	Time: 23:24:32	Sheet 5 of 22	Author: Andreas Geiger
Project: UltraZOhm_CarrierBoard.PrjPcb			






Title J4.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY	
Size: A4	Revision: 3v00		
Date: 17.06.2020	Time: 23:24:32	Sheet 6 of 22	Author: Andreas Geiger
Project: UltraZOhm_CarrierBoard.PrjPcb			












BANK 0 @ 1.8V




BANK 1 @ 3.3V



X6



Title Digital_Interface.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY	
Size: A4	Revision: 3v00		
Date: 17.06.2020	Time: 23:24:33		
Project: UltraZOhm_CarrierBoard.PrjPcb			

A

A

B


B

C

C

D


D



Title Analog_Interface.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY	
Size: A4	Revision: 3v00	Date: 17.06.2020	Time: 23:24:33
Project: UltraZOhm_CarrierBoard.PrjPcb		Sheet 9 of 22	Author: Andreas Geiger



Bidirectional Level Shifting 1.8V to 3.3V




NEW (Version 3)

Note: In the layout U14_old and U14_new do not have an alphabetical suffix it is only called U14_old and U14_new.

Either the old or the new level shifter must be assembled but not both


OLD (Version 2)



Title LevelShiftingXMOD.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY	
Size: A4	Revision: 3v00		
Date: 17.06.2020	Time: 23:24:33	Sheet 11 of 22	Author: Andreas Geiger
Project: UltraZOhm_CarrierBoard.PrjPcb			




Bidirectional Level Shifting 1.8V to 3.3V



NEW


Unidirectional level Shifting 1.8V to 3.3V



Note: In the layout U30_old and U30_new do not have an alphabetical suffix it is only called U30_old and U30_new
Either the old or the new level shifter must be assembled but not both

Note: by the correct configuration of the DIR pins the IO ports act as input and output as specified by the port direction


OLD



Title LevelShifting.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY	
Size: A4	Revision: 3v00	Sheet 11 of 22	
Date: 17.06.2020	Time: 23:24:33		
Project: UltraZOhm_CarrierBoard.PrjPcb		Author: Andreas Geiger	



Bidirectional Level Shifting 1.8V to 3.3V




NEW (Version 3)

Note: In the layout U25_old and U25_new do not have an alphabetical suffix it is only called U25_old and U25_new.


Either the old or the new level shifter must be assembled but not both

OLD (Version 2)



Title LevelShiftingExtGPIO.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY	
Size: A4	Revision: 3v00	Sheet 11 of 22	
Date: 17.06.2020	Time: 23:24:33		
Project: UltraZOhm_CarrierBoard.PrjPcb		Author: Andreas Geiger	







Title ETH-PHY.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY	
Size: A4	Revision: 3v00	Author: Andreas Geiger	
Date: 17.06.2020	Time: 23:24:33		
Project: UltraZOhm_CarrierBoard.PrjPcb		Sheet 12 of 22	



Bidirectional Level Shifting 1.8V to 3.3V




SD Card Connector




Title SD_Card.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY		
Size: A4	Revision: 3v00			
Date: 17.06.2020	Time: 23:24:33	Sheet 13 of 22	Author: Andreas Geiger	
Project: UltraZOhm_CarrierBoard.PrjPcb				

JTAG-Interface
JTAG/UART header ('XMOD FTDI JTAG Adapter'-compatible) for access to MPSoC module




PJTAG-Interface (optional)
ARM JTAG




SPI, UART, I2C-Interface (from Processor System)

SPI, UART and I2C Connector @ 3.3V level




Bidirectional Level Shifting 1.8V to 3.3V




2x Isolated CAN-Interface
 (renamed numbering, because multi channel design in Altium Designer starts with index 1 instead of 0)




Isolated External GPIO Interface




Isolated SPI-Interface




USB Pins on Header
 (for use as extension port or pin use as GPIO)






2pol Pin-Header for debugging purposes
(or do not place CAN PHY chip on-board
and use RXD and TXD externally)

CAN Connector




Isolated Power Supply




Title isoCAN.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY	
Size: A4	Revision: 3v00	Author: Andreas Geiger	
Date: 17.06.2020	Time: 23:24:34		
Project: UltraZOhm_CarrierBoard.PrjPcb		Sheet 15 of 22	




Level Shifting 1.8V to 3.3V



LV side




Isolated side




take ADUM4402 if SoC acts as SPI slave

alternative pin-compatible part: Texas Instruments ISO7741DW

SPI Connector



Isolated Power Supply




Title isoSPI.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY		
Size: A4	Revision: 3v00			
Date: 17.06.2020	Time: 23:24:34	Sheet 16 of 22	Author: Andreas Geiger	
Project: UltraZOhm_CarrierBoard.PrjPcb				

Bidirectional Level Shifting 1.8V to 3.3V


LV side

Isolated side

IO Protection with TVS-Diode and PTC-Resistor





Isolated Power Supply



Title isoGPIO.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm	
Size: A4		Wassertorstr. 10	
Revision: 3v00		90489 Nürnberg	
Date: 17.06.2020		GERMANY	
Time: 23:24:34		Sheet 17 of 22	Author: Andreas Geiger
Project: UltraZOhm_CarrierBoard.PrjPcb			









Title DiagLEDs.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY		
Size: A4	Revision: 3v00			
Date: 17.06.2020	Time: 23:24:34	Sheet 19 of 22	Author: Andreas Geiger	
Project: UltraZOhm_CarrierBoard.PrjPcb				

Notes: preferred to use 2x 22µF/50V capacitors at Vin, but this design uses 35V caps due to worse availability at distributors.
 Datasheet: recommended minimum input capacitance is 22 µF (including derating) ceramic with voltage rating at least 25% higher than the maximum applied input voltage for the application.



EN-Pin:
 Connecting this pin to GND disables the device. Connecting this pin to a voltage higher than 1.18V typ. (but <6.5V) or leaving it floating enables the device. This pin can be used in order to set an external UVLO through a resistor divider. If this pin is left floating the device is always on.


power supply for:
 - Trenz module (PL_1V8, PS_1V8, ...)



power supply for:
 - digital and analog sockets
 - SD-Card
 - Ethernet
 - CAN

power supply for:
 - digital and analog sockets

recommendation from datasheet for VOUT = 3.3V:
 VOUT - 10k - 3k16 - GND



The delay time between the power supplies U10 U11 and U12 is determined by R88 C122 R95 and C123.
 The delay time can be estimated as follows: $t_{on} = -\tau * \ln(1 - (U_{en}/U_{max}))$
 $\tau = R * C$
 $U_{en} = 1,27V$
 $U_{max} =$ output voltage of prior stage (e.g. 3V3)
 Since the input current of the EN pin is about 21µA the real delay time is a bit longer than the calculated value. With the values above there is a delay of about 5ms,


Title Power_Supply_1.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm	
Size: A4		Wassertorstr. 10	
Revision: 3v00		90489 Nürnberg	
Date: 17.06.2020		GERMANY	
Time: 23:24:34		Author: Andreas Geiger	
Project: UltraZohm_CarrierBoard.PrjPcb			



PG_Module PG_Module

power good signal from Trezz module to enable banks and peripherals after module is supplied sufficiently

bank power supply with jumper selectable (place near to Trezz module!)




- power supply for:
- CPLD Banks
 - I2C Level Shifter
 - Ethernet
 - SD-Card Level Shifter
 - JTAG Programmer
 - CAN Transceiver
 - SPI, UART, I2C-Interface Level Shifter
 - Isolated SPI Level Shifter
 - Isolated GPIO Level Shifter

Reference Design: TE0728


Reference Design: TPS82085SIL (TE0808/POWER.SchDoc) not in stock at distributors...

Title Power_Supply_2.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY		
Size: A4	Revision: 3v00			
Date: 17.06.2020	Time: 23:24:34	Sheet 21 of 22	Author: Andreas Geiger	
Project: UltraZOhm_CarrierBoard.PrjPcb				

Switch on current limitation Short Circuit Protection Reverse Polarity Protection Overvoltage Protection





Title Power_Supply_Input.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm Wassertorstr. 10 90489 Nürnberg GERMANY		
Size: A4	Revision: 3v00			
Date: 17.06.2020	Time: 23:24:34	Sheet 22 of 22	Author: Andreas Geiger	
Project: UltraZOhm_CarrierBoard.PrjPcb				



Title Block_Diagram.SchDoc		Technische Hochschule Nürnberg Georg Simon Ohm		
Size: A4	Revision: 3v00	Wasserstr. 10		
Date: 17.06.2020	Time: 23:24:34	90489 Nürnberg		
Project: UltraZOhm_CarrierBoard.PrjPcb		GERMANY		
		Sheet of	Author: Andreas Geiger	

Collective_D_FLT[1..5] Collective D FLT[1..5]
 Collective_A_FLT[1..3] Collective A FLT[1..3]



PLI Collective_FLT_3V3

Note: The collective fault goes to the bidirectional level shifter that's why altium throws a warning (I/O against output)

testpoint for test purposes to force a collective fault error with an external 3.3V probe