



UltraZohm Carrier Board

For more information visit: www.ultrazohm.com






design information, revision number, ...


LOGO1




Serial1
Serial
Serialnumber 6,3 x 6.3mm

UZ Logo



Title CarrierBoard_TopSheet.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 1 of 60


The 5th digital socket is not fully connected to FPGA (i.e., PL) pins → DIG_00...DIG05 and DIG_24...DIG_29 of this socket can be used by and/or via the S'C (cf. S3C_IOs1V8)
NB: 1.8V signals (from/to SCPLDs)



Title SoM.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 2 of 60






3x 4 GTH lanes

1V8 from Treanz U19 -> Not used


1V8 from Treanz U19 -> Not used




Title J1-3xGTHQ_R+B66.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	


UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 3 of 60






































Cf. AR#75318 (we might want to drop to 1.5V to remain within the I-spec'd range)



Option: Use 3V3_S3C?

Title J2_RefClkAndRTC.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	
		Sheet 5 of 60	



Title J3-3xGTHCLK+1xPLLCLK+MIO+B47+B48.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 6 of 60




A

B

C

D



14
SS5-80-3.50-L-D-K-TR

Title J4-B64+B65.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 7 of 60




A

B

C


D



Title S3C.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	


UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 8 of 60





FP_SysLEDb
FP_SysLEDr
FP_SysLEDg

FlexIO05
FlexIO04
FlexIO03
FlexIO02
FlexIO01



FP_UsrSW1
FP_UsrSW2


S3CpI2C_SCL
S3CpI2C_SDA

FP_UsrSW3


FrontpanelIO
isoSigs
isoCtrl
RST
INT

PROGRAMN => high
Carrier_PG_3V3


ExternalSTOP
FlexMIO28_DP-HPD
FlexMIO27_DP-DTX
FlexMIO30_DP-DRX
FlexMIO29_DP-DOE
FlexMIO52_PClc-RST



LCMXO2-4000HC-4TG144C




DIG_S3C DIG_S3C



LCMXO2-4000HC-4TG144C




ANL_S3C ANL_S3C





LCMXO2-4000HC-4TG144C

Title S3C_Ios3V3.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
Date: 14/12/2024
Sheet 9 of 60




NB: Function groups on this sheet are only available if(f) the system is switched on!



Title S3C_IOS1V8.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 10 of 60




Title S3C_MuxJTAG.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	


UltraZohm
www.ultrazohm.com
Date: 14/12/2024
Sheet 11 of 60




PS_SPI0 PS_SPI0



G1 (with pullup) to S3C for EMIO-based access to _t?
Nope, as the PS PCW does not support such breakouts



No not use (asserted when A=B=C=1, which is both the idle and a transitional state of the Zynq's PS-SPI)





Title S3C_FrontpanelInterface.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	


UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 13 of 60



Normally 2x 3k
as the SoM now
includes pullups




FC address 0: 0b1010011 = 0x53
FC address 1: 0b1011011 = 0x5B





Targeted current split: 50%/50%


Assigned addresses on the system I2C bus:
 - SoM: 0x69/0x70 (PLL), 0x50 (MAC48)
 - UZP EEPROM: 0x53 and 0x5B (1 page)
 - FP-GPIO (via S3C): 0x40
 - 3V3-side:
 - Thermal & fan (onboard): 0x51 (50 to 57)
 - Frontpanel (with SGMII): 0x52 (MAC48)
 [for reference: TCA9548A uses 0x70 to 0x77]



Title I2C_Subsystems.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 14 of 60



Title I2C0_Mux.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 15 of 60



Title Signal_Distribution.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 16 of 60

A

A

B



B

C


C

D

D



Note: The net labels do not float but altium says that they do because the nets are not connected to a pin




single ended 3.3V signals

single ended 3.3V signals

In Rev04, the GTH interface is only on A1

NB: In Rev04, the clock ran the other way 'round

place the resistor 22R termination resistors near to signal source



Title Analog_Interface.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	
		Sheet 17.l of 60	

A

A

B



B

C


C

D

D



Note: The net labels do not float but altium says that they do because the nets are not connected to a pin




single ended 3.3V signals

single ended 3.3V signals

In Rev04, the GTH interface is only on A1

NB: In Rev04, the clock ran the other way round

place the resistor 22R termination resistors near to signal source



Title Analog_Interface.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 17.2of 60

A

A

B



B

C


C

D


D



Note: The net labels do not float but altium says that they do because the nets are not connected to a pin



place the resistor
22R termination
resistors near to
signal source




Title Analog_Interface.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 17.3of 60



TODO Rev06: Rename ChaClass




$$t_{\{dl2\}} = (3+2/9) * 10^5 * C_{\{delay\}}$$

>>> Latch-off delay is ~0.7s
(the upper limit is 1s)


At over-I:
 - Hold
 - Latch <=
 - Retry

Current limit: $(480V)/R_{\{CL\}}$
 $480/1200=0.4A$

I(off) is in the μA range if IN=DIAG_EN=0

Title Power_Protection_VIN.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 17. of 60

TODO Rev06: Rename ChaClass



$$t_{\{d12\}} = (3+2/9) * 10^5 * C_{\{delay\}}$$

>>> Latch-off delay is ~0.7s
 (the upper limit is 1s)


I(off) is in the µA range if IN=DIAG_EN=0

Title Power_Protection_VIN.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 17.2 of 60



TODO Rev06: Rename ChaClass





I(off) is in the µA range if IN=DIAG_EN=0


Title Power_Protection_VIN.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 17.3f 60

Place ac-coupling caps close to source


10nF decoupling for CLK



Be careful with TX and RX connections











NB: In Rev04, the clock ran the other way 'round




Title GTH.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	









UltraZohm
www.ultrazohm.com

Date: 14/12/2024
 Sheet 18 of 60












VIN for slot switched by System Controller












VIN for slot switched by System Controller
















VIN for slot switched by System Controller






VIN for slot switched by System Controller






VIN for slot switched by System Controller




TODO Rev06: Rename ChaClass



I(off) is in the μA range if IN=DIAG_EN=0

TODO Rev06: Rename ChaClass



$t_{d12} = (3+2/9) \cdot 10^5 \cdot C_{delay}$
 >>> Latch-off delay is ~0.7s
 (the upper limit is 1s)


At over-I:
 - Hold
 - Latch <=
 - Retry

Current limit: $(480V)/R_{CL}$
 $480/1200=0.4A$

I(off) is in the µA range if IN=DIAG_EN=0

Title Power_Protection_VIN.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	
		Sheet 19.2f	60


TODO Rev06: Rename ChaClass



I(off) is in the μA range if IN=DIAG_EN=0

Title Power_Protection_VIN.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 19.3f 60

TODO Rev06: Rename ChaClass




$$t_{\{d12\}} = (3+2/9) * 10^5 * C_{\{delay\}}$$

>>> Latch-off delay is ~0.7s
(the upper limit is 1s)

I(off) is in the μA range if IN=DIAG_EN=0

Title Power_Protection_VIN.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 19.4bf 60

TODO Rev06: Rename ChaClass




$$t_{d12} = (3+2/9) * 10^5 * C_{delay}$$

>>> Latch-off delay is ~0.7s
 (the upper limit is 1s)


I(off) is in the μA range if IN=DIAG_EN=0

Title Power_Protection_VIN.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 19.5 of 60




Title DIG_S3C_MultiChannelFunnel.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 20 of 60



Switch on current limitation Short Circuit Protection Reverse Polarity Protection Overvoltage Protection

VIN = 12...24 V



Title Power_Supply_Input.SchDoc

Revision: 05

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm

www.ultrazohm.com

Date: 14/12/2024

Sheet 21 of 60





Additional sources:

- Co-monitor VIN (by wire-OR-ing to S3C_PWRMON)
- LMZ/... (U10/U11/U12): No integrated PG output
- TPS (U23) A to C): PWRGD (OD, up to 5.5V), valid from 1.5/3V input voltage
- SoM
- PG_PL (aka PG_Module): OD, on-SoM pull-up to PL_DCIN (aka 3V3_MOD)
- Some more PG_* signals
- PLL_LOL_n

Title S3C_SupplyAndMonitoring.SchDoc

Revision: 05

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm

www.ultrazohm.com

Date: 14/12/2024


Sheet 22 of 60






TODO: Externalize R145


	1V8	3V3	12V
RsenseHigh (R141)			
Value	2k	31k6	51k
MPN	UZgen_R_0603_2k	UZgen_R_0603_31k6	UZgen_R_0603_51k
RsenseLow (R144)			
Value	1k6	10k	3k6
MPN	UZgen_R_0603_1k6	UZgen_R_0603_10k	UZgen_R_0603_3k6


Title Power_Supply_TPS54260.SchDoc		
Revision: 05	Design Engineer: AG / EA / MG	
Project: UZ_CarrierBoard.PrjPcb		
		www.ultrazohm.com Date: 14/12/2024 Sheet 23 of 60



Title Power_Monitoring_TPS3803.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
Date: 14/12/2024
Sheet 24. of 60








Title Power_Monitoring_TPS3803.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
Date: 14/12/2024
Sheet 24.2of 60




Notes: preferred to use 2x 22µF/50V capacitors at Vin, but this design uses 35V caps due to worse availability at distributors.
 Datasheet: recommended minimum input capacitance is 22 µF (including derating) ceramic with voltage rating at least 25% higher than the maximum applied input voltage for the application.




D The delay time between the power supplies U10 U11 and U12 is determined by R88 C122 R95 and C123.
 The delay time can be estimated as follows: $t_{on} = -\tau \cdot \ln(1 - (U_{en}/U_{max}))$
 $\tau = R \cdot C$
 $U_{en} = 1.27V$
 $U_{max} =$ output voltage of prior stage (e.g. 3V3)
 Since the input current of the EN pin is about 21µA the real delay time is a bit longer than the calculated value. With the values above there is a delay of about 5ms,

Title Power_Supply_1.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 25 of 60



Title Power_Supply_2.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 26 of 60



TODO: Externalize R145

Note that output Cs are required, which have to be located outside this sheet (C92x & C93x)

	1V8	3V3	12V
RsenseHigh (R141)			
Value	2k	31k6	51k
MPN	UZgen_R_0603_2k	UZgen_R_0603_31k6	UZgen_R_0603_51k
RsenseLow (R144)			
Value	1k6	10k	3k6
MPN	UZgen_R_0603_1k6	UZgen_R_0603_10k	UZgen_R_0603_3k6

Title Power_Supply_TPS54260.SchDoc

Revision: 05 Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm

www.ultrazohm.com

Date: 14/12/2024

Sheet 26.lof 60





TODO: Externalize R145

Note that output Cs are required, which have to be located outside this sheet (C92x & C93x)

	1V8	3V3	12V
RsenseHigh (R141)			
Value	2k	31k6	51k
MPN	UZgen_R_0603_2k	UZgen_R_0603_31k6	UZgen_R_0603_51k
RsenseLow (R144)			
Value	1k6	10k	3k6
MPN	UZgen_R_0603_1k6	UZgen_R_0603_10k	UZgen_R_0603_3k6

Title Power_Supply_TPS54260.SchDoc

Revision: 05 Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm


www.ultrazohm.com

Date: 14/12/2024

Sheet 26.2of 60




Bidirectional Level Shifting 1.8V to 3.3V



SEL_SD on DGND to enable B0

SD Card Connector



External SD Card ExtSD

Title SD_Card.SchDoc

Revision: 05

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm

www.ultrazohm.com

Date: 14/12/2024


Sheet 27 of 60






Title User_Connectors.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 29 of 60








NB: VIN is always active - i.e., even if the system is (soft-)switched off



S3C_BUTCOM <=> 3V3_S3C

I2C_SYS_3V3 I2C_SYS_3V3



Title Frontpanel.SchDoc

Revision: 05

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm

www.ultrazohm.com





Date: 14/12/2024

Sheet 30 of 60



Isolated side

Processor side



- TP50 ○ V_BUS
- TP55 ○ iso3V3
- TP68 | isoGND

Title isoJTAG.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 31 of 60



A

A

B


B

C

C


D

D



Title isoJTAG-FTDI.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 32 of 60


Isolated side Processor side





Title isoJTAG-Isolation.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 33 of 60





Title Thermal.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 34 of 60



TODO: Externalize R145

	1V8	3V3	12V
RsenseHigh (R141)			
Value	2k	31k6	51k
MPN	UZgen_R_0603_2k	UZgen_R_0603_31k6	UZgen_R_0603_51k
RsenseLow (R144)			
Value	1k6	10k	3k6
MPN	UZgen_R_0603_1k6	UZgen_R_0603_10k	UZgen_R_0603_3k6

Title Power_Supply_TPS54260.SchDoc

Revision: 05 Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm

www.ultrazohm.com

Date: 14/12/2024

Sheet 34. lof 60





Title Backpanel.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	


UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 35 of 60







Title Backpanel_SwapMGT4.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
Date: 14/12/2024
Sheet 36 of 60






Title Backpanel_GigIO.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 37.lof 60






Title Backpanel_GigIO.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 37.2of 60



TODO Rev06: Rename ChaClass



$$t_{\{dl2\}} = (3+2/9) * 10^5 * C_{\{delay\}}$$

>>> Latch-off delay is ~0.7s
(the upper limit is 1s)


- At over-I:
- Hold
 - Latch <=
 - Retry

Current limit: $(480V)/R_{\{CL\}}$
 $480/1200=0.4A$

I(off) is in the μA range if IN=DIAG_EN=0

Title Power_Protection_VIN.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	
		Sheet 38. of 60	

TODO Rev06: Rename ChaClass




I(off) is in the μA range if IN=DIAG_EN=0

Title Power_Protection_VIN.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 38.2of 60





Cf. Block_Diagram_Safety

NB: Various S^C connections omitted for clarity

Title Block_Diagram.SchDoc	
Revision: 05	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com
 Date: 14/12/2024
 Sheet 39 of 60



Conceptual name:	Type:	Signal source -> sink:	Voltage:	Signal path/name:
5x Output_Enable (PILOT_OUT)	Per-Dx	S3C -> Slot-Conn.	3V3	DIG_S3C.SlotDi.SlotOE
1x FLT (Safe State Request; e.g., External Stop)	Shared	S3C -> Slot-Ctrl.	1V8	DIG_S3C.Shared.ReqSafeState
1x CarrierRdy	Shared	S3C -> Slot-Ctrl.	1V8	DIG_S3C.Shared.CarrierReady
5x !FLT	Per-Dx	Slot-Ctrl. -> S3C	1V8	DIG_S3C.SlotDi.SlotOK
5x OE (PILOT_IN; becomes FLT after fusion in slot c.)	Per-Dx	Slot-Ctrl. -> S3C	1V8	DIG_S3C.SlotDi.ReqOE
	(Local)	Slot-Conn. -> Slot-Ctrl.	3V3	(PILOT_INi and /PILOT_INi?)

System Controller (S³C) - The Overview...


- CPLD (Mach XO2): **U19G**
- Supply (3V3_S3C): **U23 C** via **F2 / D7** or **D6**
- S³C banks on 3V3: **U19A / U19E / U19F**
- S³C banks on 1V8: **U19B / U19C / U19D**

Auxiliary circuitry (for D-slot-shared interfaces):

- JTAG multiplexing between S³C and Dx: **U24**
- CS generation of PS-SPI0 (same targets): **U25**

Sequencing- and safety-related remarks:

- The card-driven "OK" signal (PILOT_IN) plus the slot controller's internal state (de)assert OE
- The S³C receives 1 OE per slot, ANDs it with its internal state, and sets per-slot "OE"s (_OUT)



Title Block_Diagram_Safety.SchDoc		UltraZohm www.ultrazohm.com	
Revision: 05	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb		Date: 14/12/2024	Sheet 40 of 60