

A

B

C




D

A

B

C



D




UZ_A_MAX11331
Project1

Revision1

Designer1



Title TopSheet.SchDoc		UltraZohm www.ultrazohm.com	
Revision: Rev01	Design Engineer: Andreas Geiger		
Project: UZ_A_MAX11331.PrjPCB			
		Date: 02.12.2022	
		Sheet 1 of 36	

A

A

B


B

C

C

D

D



Title CarrierConnector.SchDoc

Revision: Rev01

Design Engineer: Andreas Geiger








Project: UZ_A_MAX11331.PrjPCB

UltraZohmwww.ultrazohm.com

Date: 02.12.2022


Sheet 2 of 36





Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.1 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.2 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.3 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.4 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.5 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01

Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.6 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB


UltraZohm

www.ultrazohm.com

Date: 02.12.2022

Sheet 4.7 of 36






Title Analog_Input_Signal_Conditioning.SchDoc		UltraZohm www.ultrazohm.com	
Revision: Rev01	Design Engineer: Andreas Geiger		Date: 02.12.2022
Project: UZ_A_MAX11331.PrjPCB			Sheet 4.8 of 36

Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.9 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01

Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB


UltraZohm

www.ultrazohm.com

Date: 02.12.2022

Sheet 4.10 of 36






Title Analog_Input_Signal_Conditioning.SchDoc		UltraZohm www.ultrazohm.com	
Revision: Rev01	Design Engineer: Andreas Geiger		Date: 02.12.2022
Project: UZ_A_MAX11331.PrjPCB			Sheet 4.11of 36


Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.13 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.14 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.15 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01

Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.16 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01

Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.1 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.18 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.19 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.20 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.2 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.2 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 02.12.2022

Sheet 4.23 of 36



Analog Input Range
0V to +5V

Passive Voltage Divider
0V to +3.3V



Title Analog_Input_Signal_Conditioning.SchDoc

Revision: Rev01 Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm

www.ultrazohm.com

Date: 02.12.2022




Sheet 4.24 of 36




Analog Inputs




Multiplexed ADCs




Interface to FPGA



Analog Inputs




Multiplexed 16-Channel ADC




Note: Maximum sampling rate: with 16 channel: 187.5 kSps per channel
- 8 channel, Differential: 375 kSps per channel
- 16 channel, Single-Ended: 187.5 kSps per channel

Interface to FPGA




Single-Ended line termination:
MISO resistor near MAX11331
MOSI/SCLK/CS/EOC resistor near FPGA

Analog Inputs




Multiplexed 16-Channel ADC




Note: Maximum sampling rate: with 16 channel: 187.5 kSps per channel
- 8 channel, Differential: 375 kSps per channel
- 16 channel, Single-Ended: 187.5 kSps per channel

Interface to FPGA




Single-Ended line termination:
MISO resistor near MAX11331
MOSI/SCLK/CS/EOC resistor near FPGA

Analog Inputs




Multiplexed 16-Channel ADC




Note: Maximum sampling rate: with 16 channel: 187.5 kSps per channel
- 8 channel, Differential: 375 kSps per channel
- 16 channel, Single-Ended: 187.5 kSps per channel

Interface to FPGA




Single-Ended line termination:
MISO resistor near MAX11331
MOSI/SCLK/CS/EOC resistor near FPGA

Analog Input Range 0V to +3.3V



Filter design:
At a cutoff frequency of 16.25MHz
(1/4 of 65MSample/sec), an R of 98
ohms and a C of 100 pF should be
used. Since this is a differential filter,
the resistance is calculated as half, i.e.
50 ohms.




Title OpAmp.SchDoc	
Revision: Rev01	Design Engineer: Andreas Geiger
Project: UZ_A_MAX11331.PrjPCB	

UltraZohm
www.ultrazohm.com
Date: 02.12.2022
Sheet 7.1. of 36




Analog Input Range 0V to +3.3V




Filter design:
At a cutoff frequency of 16.25MHz
(1/4 of 65MSample/sec), an R of 98
ohms and a C of 100 pF should be
used. Since this is a differential filter,
the resistance is calculated as half, i.e.
50 ohms.


Note: this resistor will be
assembled for single-ended
analog input configuraton to
pull negative input to GND.




Note: place buffer
Cap near Pin 8 of Opamp




Note: place buffer
Cap near Pin 4 of Opamp



Note: place buffer
Cap near Pin 2 of
Diff-Opamp



Note: place buffer
Cap near Pin 3 of
Diff-Opamp




Note: place buffer
Cap near Pin 6 of
Diff-Opamp

Title OpAmp.SchDoc	
Revision: Rev01	Design Engineer: Andreas Geiger
Project: UZ_A_MAX11331.PrjPCB	

UltraZohm
www.ultrazohm.com
Date: 02.12.2022
Sheet 7.2 of 36




Analog Input Range 0V to +3.3V




Filter design:
At a cutoff frequency of 16.25MHz
(1/4 of 65MSample/sec), an R of 98
ohms and a C of 100 pF should be
used. Since this is a differential filter,
the resistance is calculated as half, i.e.
50 ohms.


Note: this resistor will be
assembled for single-ended
analog input configuraton to
pull negative input to GND.




Note: place buffer
Cap near Pin 8 of Opamp




Note: place buffer
Cap near Pin 4 of Opamp



Note: place buffer
Cap near Pin 2 of
Diff-Opamp



Note: place buffer
Cap near Pin 3 of
Diff-Opamp



Note: place buffer
Cap near Pin 6 of
Diff-Opamp

Title OpAmp.SchDoc

Revision: Rev01

Design Engineer: Andreas Geiger

Project: UZ_A_MAX11331.PrjPCB

UltraZohm


www.ultrazohm.com

Date: 02.12.2022


Sheet 7.3 of 36




3.6 V Power Supply





3.3 V and 1.65 V Reference Voltage



1.8 V Power Supply



-0.23 V Reference Voltage




Title Power_Supply.SchDoc	
Revision: Rev01	Design Engineer: Andreas Geiger
Project: UZ_A_MAX11331.PrjPCB	

UltraZohm www.ultrazohm.com
Date: 02.12.2022
Sheet 8 of 36




Functional Block Diagram



Manufacturing Dokumentation

- JLC PCB Layer Stackup: JLC7628 for 1.6mm
- Assembly only on TOP side



Analog Input Interface via RJ45 Connector

Differential Input Pinout

