



UltraZohm Carrier Board

For more information visit: www.ultrazohm.com




Title: CarrierBoard_TopSheet.SchDoc







Revision: 06 Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm
www.ultrazohm.com



The 5th digital socket is not fully connected to
FPGA (i.e., PL) pins → DIG_00...DIG05 and
DIG_24...DIG_29 of this socket can be used
by and/or via the S'C (cf. S3C_IoS1V8)
NB: 1.8V signals (from/to \$CPLDs)



A

B

C


D

A

B

C

D



IV8 from Trenz U19 -> Not used


IV8 from Trenz U19 -> Not used

Title J1-3xGTHQ_R+B66.SchDoc


Revision: 06 Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm
www.ultrazohm.com





A



A

B



B


C

C

D

D





1

1

3


1

1

1

3

1




Title: H-B64-B65-S-1.D

Title J4-B64+B65.SchDoc





Revision: 06 | Design Engine


UltraZohm
www.ultrazohm.com





A





A

A

B


B

C

C

D

D



A

B

C


D


A


B

C

D







A

B

C


D


A

B


C

D






A




Note: The net labels do not float but altium says that they do because the nets are not connected to a pin



B

C

D





Title Analog_Interface.SchDoc

Revision: 06 Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm
www.ultrazohm.com







Title	Analog_Interface.SchDoc
Revision:	06
Design Engineer:	AG / EA / MG
Project:	UZ_CarrierBoard.PrjPcb

UltraZohm
www.ultrazohm.com

A




Note: The net labels do not float but altium says that they do because the nets are not connected to a pin





B

C

D










Table B-11. Production - ADS-11D

卷之三十一


五、项目管理

UltraZohm
www.ultrazohm.com







A



NB: In Rev04, the clock ran the other way 'round



Be careful with TX and RX connections



B

A

C

B

D

C

D

Title: GTH.SchDoc

Revision: 06 | Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm
www.ultrazohm.com



A

B

C


D

A

B

C

D



A

B

C


D






A









B









C









D
























Title: Digital_Interface.SchDoc	UltraZohm www.ultrazohm.com
Revision: 06	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PnjPcb	Date: 31/07/2025 Sheet 21.5f of 62



A



B



C

D


Title: Rail_Protection_AD.SchDoc

Revision: 06 | Design Engineer: AG / EA / MG


Project: UZ_CarrierBoard.PrjPcb

UltraZohm
www.ultrazohm.com


A



B



C


D



Title: Rail_Protection_AD.SchDoc

Revision: 06 | Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm
www.ultrazohm.com



Title: Rail_Protection_AD.SchDoc	
Revision: 06	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com



Date: 31/07/2025
Sheet 21.5 of 62

A

B

C


D


A

B


C

D






A

**Additional sources:**

- Co-monitor VIN (by wire-OR-ing to S3C_PWRMON)
- LMZ/... ([U10](#)/[U11](#)/[U12](#)): No integrated PG output
- TPS ([U23](#)) A to C: PWRGD (OD, up to 5.5V), valid from 1.5/3V input voltage
- SoIM
- PG_PL (aka PG_Module): OD, on-SoM pull-up to PL_DCIN (aka 3V3_MOD)
- Some more PG_* signals
- PLL_LOLn





Note that output Cs
are required, which
have to be located
outside this sheet
(C92x & C93x)

	1.8 V	3.3 V	12 V
RsenseHigh (R141) Value (Ohm)	2k	31k6	51k
RsenseLow (R144) Value (Ohm)	1k6	10k	3k6
Rswitching (R145) Value (Ohm)	412k	412k	200k

NB: No need to set
MPN as parameter!



A

A

B


B

C

C

D

D



A

A

B


B

C

C

D


D




Notes: preferred to use 2x 22 μ F/50V capacitors at Vin, but this design uses 35V caps due to worse availability at distributors.

Datasheet: recommended minimum input capacitance is 22 μ F (including derating) ceramic with voltage rating


at least 25% higher than the maximum applied input voltage for the application.



EN-Pin:
Connecting this pin to GND disables the device. Connecting this pin to a voltage higher than 1.18V typ. (but <6.5V) or leaving it floating enables the device. This pin can be used in order to set an external UVLO through a resistor divider. If this pin is left floating the device is always on.




power supply for:
- Trenz module (PL_1V8, PS_1V8, ...)



power supply for:
- digital and analog sockets
- SD-Card
- Ethernet
- CAN

recommendation from datasheet for VOUT = 3.3V:
VOUT - 10k - 3k16 - GND

power supply for:
- digital and analog sockets



D The delay time between the power supplies U10 U11 and U12 is determined by R88 C122 R95 and C123. The delay time can be estimated as follows: $t_{on} = -\tau * \ln(1 - (U_{en}/U_{max}))$

$\tau = R * C$

$U_{en} = 1.27V$

U_{max} = output voltage of prior stage (e.g. 3V3)

Since the input current of the EN pin is about 21 μ A the real delay time is a bit longer than the calculated value. With the values above there is a delay of about 5ms,

Title Power_Supply_1.SchDoc

Revision: 06 Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm
www.ultrazohm.com

Date: 31/07/2025

Sheet 27 of 62

A

A



A

A

B


B

C

C

D

D



	1.8 V	3.3 V	12 V
RsenseHigh (R141) Value (Ohm)	2k	31k6	51k
RsenseLow (R144) Value (Ohm)	1k6	10k	3k6
Rswitching (R145) Value (Ohm)	412k	412k	200k

NB: No need to set
MPN as parameter!


Title Power_Supply_TPS54260.SchDoc

Revision: 06 Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm
www.ultrazohm.com





	1.8 V	3.3 V	12 V
RsenseHigh (R141) Value (Ohm)	2k	31k6	51k
RsenseLow (R144) Value (Ohm)	1k6	10k	3k6
Rswitching (R145) Value (Ohm)	412k	412k	200k


NB: No need to set MPN as parameter!




A

1

Bidirectional Level Shifting 1.8V to 3.3V




SD Card Connector




Config Pin 15 is high, so PHY address = 1
 PHY is connected to GEM3 of Zynq via RGMII
 MDIO is directly connected with GEM3 of Zynq.
 This design is taken 1-1 from Trenz TE808.

In addition, the MDIO bus is shared with the other PHY;
 by de-soldering R31 and R39 on the frontpanel, its PHY
 can be disconnected from the bus.




A





B

C


D






Isolated side**Processor side**


A




B



C



D




Title isoDebug-FTDI.SchDoc


Revision: 06 | Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm
www.ultrazohm.com


Isolated side**Processor side**

A



B

Per spec:

- Supply: 12V
- TACH: OD up to 12.6V (pull up on carrier)
- PWM:
 - 25 kHz
 - Pulled up by fan to up to 5.25V or to 3V3
 - Max. 5mA

C

D



A

A

B


B

C

C

D

D



	1.8 V	3.3 V	12 V
RsenseHigh (R141) Value (Ohm)	2k	31k6	51k
RsenseLow (R144) Value (Ohm)	1k6	10k	3k6
Rswitching (R145) Value (Ohm)	412k	412k	200k

NB: No need to set
MPN as parameter!



A

A

B


B

C

C

D

D



A

A

B

B

C

C

D

D



Title Backpanel_SwapMGT4.SchDoc

Revision: 06 Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm
www.ultrazohm.comDate: 31/07/2025
Sheet 39 of 62

A

B

C



D

A

B

C

D



A

B

C



D

A


B

C


D




A

I(off) is in the μA range if IN=DIAG_EN=0

A





Title: Block_Diagram.SchDoc

Revision: 06 | Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm
www.ultrazohm.com



A

Conceptual name:	Type:	Signal source -> sink:	Voltage:	Signal path/name:
5x Output_Enable (PILOT_OUT)	Per-Dx	S ³ C -> Slot-Conn.	3V3	DIG_S3C.SlotDi.SlotOE
1x FLT (Safe State Request; e.g., External Stop)	Shared	S ³ C -> Slot-Ctrl.	1V8	DIG_S3C.Shared.ReqSafeState
1x CarrierRdy	Shared	S ³ C -> Slot-Ctrl.	1V8	DIG_S3C.Shared.CarrierReady
5x IFLT	Per-Dx	Slot-Ctrl. -> S ³ C	1V8	DIG_S3C.SlotDi.SlotOK
5x OE	Per-Dx	Slot-Ctrl. -> S ³ C	1V8	DIG_S3C.SlotDi.ReqOE
(PILOT_IN; becomes FLT after fusion in slot c.)	(Local)	Slot-Conn. -> Slot-Ctrl.	3V3	(PILOT_INi and /PILOT_INi?)

