

UltraZohm Carrier Board

For more information visit: www.ultrazohm.com

design information, revision number, ...

LOGO1




UZ Logo







Serial1

ZC_GGG
ZC_PPP
ProjectRevision
ZC_vw

ZC Serialnumber



The 5th digital socket is not fully connected to FPGA (i.e., PL) pins → DIG_00...DIG05 and DIG_24...DIG_29 of this socket can be used by and/or via the S³C (cf. S3C_IOS1V8)
NB: 1.8V signals (from/to SCPLDs)



Title SoM.SchDoc	
Revision: 06	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	



A

B

C


D

A


B

C

D



3x 4 GTH lanes




1V8 from Tremz U19 -> Not used


1V8 from Tremz U19 -> Not used

Title J1-3xGTHQ_R+B66.SchDoc	
Revision: 06	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm
www.ultrazohm.com

Date: 31/07/2025
Sheet 3 of 62





A

B

C


D

A


B


C

D



Cf. AR#75318 (we might want to drop to 1.5V to remain within the I-spec'd range)





A

B

C


D


A


B


C

D









Title SxC_MuxJTAG.SchDoc		 www.ultrazohm.com	
Revision: 06	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PriPcb			
		Date: 31/07/2025	
		Sheet 11 of 62	

A

A

B

B



C

C

D

D

PS_SPI0 PS_SPI0



No not use (asserted when A=B=C=1, which is both the idle and a transitional state of the Zynq's PS-SPI)

Normally 2x 3k
as the SoM now
includes pullups

1V8_PER

R46
3k

R47
3k

1V8_PER

100 nF
C119

U26
M24512-DFMN6TP

1V8_PER

1V8_PER

PC address 0: 0b1010011 = 0x53
PC address 1: 0b1011011 = 0x5B

3V3_PER

3V3_PER

1V8_PER

U27
PCA9306DCUR

3V3_PER

3V3_PER

R67
200k

R68
2k2

R69
2k2

C120
100 nF

C124
100 pF

C125
100 nF

Targeted current split: 50%/50%

Assigned addresses on the system PC bus:
- SoM: 0x69/0x70 (PLL), 0x50 (MAC48)
- U2P EEPROM: 0x53 and 0x5B (1 page)
- FP-GPIO (via S³C): 0x40
- 3V3-side:
- Thermal & fan (onboard): 0x51 (50 to 57)
- Frontpanel (with SGMII): 0x52 (MAC48)
[for reference: TCA9548A uses 0x70 to 0x77]

1V8_PER

R65
1k2

R66
1k2

1V8_PER

R45
2k

R48
2k

I2C
SCL

SDA

I2C
SCL

SDA

S3C_SEC

I2C_USR

I2C0-MuxRST

U_I2C0_Mux
I2C0_Mux.SchDoc

PS_I2C0_Ch0
PS_I2C0_Ch1
PS_I2C0_Ch2
PS_I2C0_Ch3
PS_I2C0_Ch4
PS_I2C0_Ch5
PS_I2C0_Ch6
PS_I2C0_Ch7


FP_isolOs
CPLDs
BP_B
BP_T

I2C Snare

C2C

I2C_Spare.SCL
1V8_PER
5V_PER
I2C_Spare.SDA
3V3_PER
GND

X3
2x03



A

A

B

B

C

C

D

D

DIG_BUS

DIG_00_Ch[1..5] DIG_01_Ch[1..5] DIG_02_Ch[1..5] DIG_03_Ch[1..5] DIG_04_Ch[1..5] DIG_05_Ch[1..5] DIG_06_Ch[1..5] DIG_07_Ch[1..5] DIG_08_Ch[1..5] DIG_09_Ch[1..5] DIG_10_Ch[1..5] DIG_11_Ch[1..5] DIG_12_Ch[1..5] DIG_13_Ch[1..5] DIG_14_Ch[1..5] DIG_15_Ch[1..5] DIG_16_Ch[1..5] DIG_17_Ch[1..5] DIG_18_Ch[1..5] DIG_19_Ch[1..5] DIG_20_Ch[1..5] DIG_21_Ch[1..5] DIG_22_Ch[1..5] DIG_23_Ch[1..5] DIG_24_Ch[1..5] DIG_25_Ch[1..5] DIG_26_Ch[1..5] DIG_27_Ch[1..5] DIG_28_Ch[1..5] DIG_29_Ch[1..5]

REPEAT(DIG,1,5)
Digital_Interface.SchDoc

Repeat(DIG_00) Repeat(DIG_01) Repeat(DIG_02) Repeat(DIG_03) Repeat(DIG_04) Repeat(DIG_05) Repeat(DIG_06) Repeat(DIG_07) Repeat(DIG_08) Repeat(DIG_09) Repeat(DIG_10) Repeat(DIG_11) Repeat(DIG_12) Repeat(DIG_13) Repeat(DIG_14) Repeat(DIG_15) Repeat(DIG_16) Repeat(DIG_17) Repeat(DIG_18) Repeat(DIG_19) Repeat(DIG_20) Repeat(DIG_21) Repeat(DIG_22) Repeat(DIG_23) Repeat(DIG_24) Repeat(DIG_25) Repeat(DIG_26) Repeat(DIG_27) Repeat(DIG_28) Repeat(DIG_29)

DIG_BUS

ANL_BUS

ANL_00_N[1..3] ANL_00_P[1..3] ANL_01_N[1..3] ANL_01_P[1..3] ANL_02_N[1..3] ANL_02_P[1..3] ANL_03_N[1..3] ANL_03_P[1..3] ANL_04_N[1..3] ANL_04_P[1..3] ANL_05_N[1..3] ANL_05_P[1..3] ANL_06_N[1..3] ANL_06_P[1..3] ANL_07_N[1..3] ANL_07_P[1..3] ANL_08_N[1..3] ANL_08_P[1..3] ANL_09_N[1..3] ANL_09_P[1..3]

REPEAT(ANL,1,3)
Analog_Interface.SchDoc

Repeat(ANL_00_N) Repeat(ANL_00_P) Repeat(ANL_01_N) Repeat(ANL_01_P) Repeat(ANL_02_N) Repeat(ANL_02_P) Repeat(ANL_03_N) Repeat(ANL_03_P) Repeat(ANL_04_N) Repeat(ANL_04_P) Repeat(ANL_05_N) Repeat(ANL_05_P) Repeat(ANL_06_N) Repeat(ANL_06_P) Repeat(ANL_07_N) Repeat(ANL_07_P) Repeat(ANL_08_N) Repeat(ANL_08_P) Repeat(ANL_09_N) Repeat(ANL_09_P)

U_GTH
GTH.SchDoc

GTH_CLK_P[1..3] GTH_CLK_N[1..3] GTH_TX_P[1..3] GTH_TX_N[1..3] GTH_RX_P[1..3] GTH_RX_N[1..3]

Repeat(GTH_CLK_P) Repeat(GTH_CLK_N) Repeat(GTH_TX_P) Repeat(GTH_TX_N) Repeat(GTH_RX_P) Repeat(GTH_RX_N)

CLKs_3A

ADDR0_A1 ADDR1_A1 ADDR1_A2 ADDR0_A3

Title Signal_Distribution.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm

www.ultrazohm.com

Date: 31/07/2025

Sheet 16 of 62



A

B

C


D

A

B

C

D



Note: The net labels do not float but altium says that they do because the nets are not connected to a pin

A

A

B




B

C

C

D

D



A

B

C


D

A


B


C

D



Note: The net labels do not float but altium says that they do because the nets are not connected to a pin





Title Rail_Protection_AD.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm

www.ultrazohm.com

Date: 31/07/2025

Sheet 17. of 62





Title Rail_Protection_AD.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm

www.ultrazohm.com

Date: 31/07/2025

Sheet 17.2 of 62





Title Rail_Protection_AD.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm

www.ultrazohm.com

Date: 31/07/2025

Sheet 17.3 of 62



A

A

B


B

C

C


D

D




NB: In Rev04, the clock ran the other way 'round


Be careful with TX and RX connections





Title ANL_P54_Buffer.SchDoc		UltraZohm www.ultrazohm.com </
-----------------------------	--	---





RailFO_A[1..3] RailFO_A[1..3]
RailFO_D[1..5] RailFO_D[1..5]














Title Rail_Protection_AD.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm


www.ultrazohm.com

Date: 31/07/2025

Sheet 21. of 62







Title Rail_Protection_AD.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm

www.ultrazohm.com

Date: 31/07/2025


Sheet 21.3f 62







Title Rail_Protection_AD.SchDoc	
Revision: 06	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm www.ultrazohm.com		
Date: 31/07/2025		
Sheet 21.4f 62		





Switch on current limitation Short Circuit Protection Reverse Polarity Protection Overvoltage Protection



Title Power_Supply_Input.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm

www.ultrazohm.com

Date: 31/07/2025

Sheet 23 of 62





Additional sources:

- Co-monitor VIN (by wire-OR-ing to S3C_PWRMON)
- LMZ/... (U10/U11/U12): No integrated PG output
- TPS (U23 A to C): PWRGD (OD, up to 5.5V), valid from 1.5/3V input voltage
- SoM
- PG_PL (aka PG_Module): OD, on-SoM pull-up to PL_DCIN (aka 3V3_MOD)
- Some more PG_* signals
- PLL_LOL_n

Title S3C_SupplyAndMonitoring.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm

www.ultrazohm.com

Date: 31/07/2025


Sheet 24 of 62





	1.8 V	3.3 V	12 V
RsenseHigh (R141) Value (Ohm)	2k	31k6	51k
RsenseLow (R144) Value (Ohm)	1k6	10k	3k6
Rswitching (R145) Value (Ohm)	412k	412k	200k

NB: No need to set MPN as parameter!



Title Power_Monitoring_TPS3803.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm

www.ultrazohm.com

Date: 31/07/2025

Sheet 26. of 62





Title Power_Monitoring_TPS3803.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm




www.ultrazohm.com

Date: 31/07/2025

Sheet 26.2 of 62



Notes: preferred to use 2x 22µF/50V capacitors at Vin, but this design uses 35V caps due to worse availability at distributors. Datasheet: recommended minimum input capacitance is 22 µF (including derating) ceramic with voltage rating at least 25% higher than the maximum applied input voltage for the application.



D The delay time between the power supplies U10 U11 and U12 is determined by R88 C122 R95 and C123. The delay time can be estimated as follows: $t_{on} = -\tau \cdot \ln(1 - (U_{en}/U_{max}))$
 $\tau = R \cdot C$
 $U_{en} = 1.27V$
 $U_{max} = \text{output voltage of prior stage (e.g. 3V3)}$
Since the input current of the EN pin is about 21µA the real delay time is a bit longer than the calculated value. With the values above there is a delay of about 5ms,

Title Power_Supply_1.SchDoc	
Revision: 06	Design Engineer: AG / EA / MG
Project: UZ_CarrierBoard.PrjPcb	

UltraZohm www.ultrazohm.com	
Date: 31/07/2025	
Sheet 27 of 62	

A

A

B


B

C

C

D

D



Title Power_Supply_2.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb


UltraZohm

www.ultrazohm.com

Date: 31/07/2025

Sheet 28 of 62






Note that output Cs are required, which have to be located outside this sheet (C92x & C93x)

	1.8 V	3.3 V	12 V
RsenseHigh (R141) Value (Ohm)	2k	31k6	51k
RsenseLow (R144) Value (Ohm)	1k6	10k	3k6
Rswitching (R145) Value (Ohm)	412k	412k	200k

NB: No need to set MPN as parameter!


Title Power_Supply_TPS54260.SchDoc		 UltraZohm www.ultrazohm.com	
Revision: 06	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb			
		Date: 31/07/2025	
		Sheet 28. of 62	




	1.8 V		
	1.8 V	3.3 V	12 V
RsenseHigh (R141) Value (Ohm)	2k	31k6	51k
RsenseLow (R144) Value (Ohm)	1k6	10k	3k6
Rswitching (R145) Value (Ohm)	412k	412k	200k

NB: No need to set MPN as parameter!

Bidirectional Level Shifting 1.8V to 3.3V



SD Card Connector



Title	SD_Card.SchDoc
-------	----------------

Revision: 06	Design Engineer: AG / EA / MG
--------------	-------------------------------

Project: UZ_CarrierBoard.PrjPcb


UltraZohm

www.ultrazohm.com

Date: 31/07/2025

Sheet 29 of 62





A

B

C


D

A


B

C

D




NB: VIN is always active - i.e., even if the system is (soft-)switched off



S3C_BUTCOM <=> 3V3_S3C

I2C_SYS_3V3 I2C_SYS_3V3

FrontpanelUI FrontpanelUI






GTRCLKa GTRCLKa

Also includes the following FlexMIOs from/to the S'C:

- PCIe: FrontpanelIO.FlexMIO52_PClE-R[S/T]
- DP
 - FrontpanelIO.FlexMIO27_DP-DTX
 - FrontpanelIO.FlexMIO28_DP-HPD
 - FrontpanelIO.FlexMIO29_DP-DOE
 - FrontpanelIO.FlexMIO30_DP-DRX

Unused FlexMIOs can be used as (S'C/PS/PL-)GPIOs.



Title Frontpanel.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm

www.ultrazohm.com


Date: 31/07/2025


Sheet 32 of 62



Isolated side

Processor side





Title isoDebug-FTDI.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm

www.ultrazohm.com


Date: 31/07/2025


Sheet 34 of 62



Isolated side

Processor side





	12 V		
	1.8 V	3.3 V	12 V
RsenseHigh (R141) Value (Ohm)	2k	31k6	51k
RsenseLow (R144) Value (Ohm)	1k6	10k	3k6
Rswitching (R145) Value (Ohm)	412k	412k	200k

NB: No need to set MPN as parameter!

A

A

B


B

C

C



D


D




Title Backpanel.SchDoc		 www.ultrazohm.com	
Revision: 06	Design Engineer: AG / EA / MG		
Project: UZ_CarrierBoard.PrjPcb			
		Date: 31/07/2025	
		Sheet 38 of 62	










I(off) is in the μA range if IN=DIAG_EN=0



Conceptual name:	Type:	Signal source -> sink:	Voltage:	Signal path/name:
5x Output_Enable (PILOT_OUT)	Per-Dx	S°C -> Slot-Conn.	3V3	DIG_S3C.SlotDi.SlotOE
1x FLT (Safe State Request; e.g., External Stop)	Shared	S°C -> Slot-Ctrl.	1V8	DIG_S3C.Shared.ReqSafeState
1x CarrierRdy	Shared	S°C -> Slot-Ctrl.	1V8	DIG_S3C.Shared.CarrierReady
5x !FLT	Per-Dx	Slot-Ctrl. -> S°C	1V8	DIG_S3C.SlotDi.SlotOK
5x OE	Per-Dx	Slot-Ctrl. -> S°C	1V8	DIG_S3C.SlotDi.ReqOE
(PILOT_INi; becomes FLT after fusion in slot c.)	(Local)	Slot-Conn. -> Slot-Ctrl.	3V3	(PILOT_INi and /PILOT_INi?)

System Controller (S°C) - The Overview...

- CPLD (Mach XO2): **U19G**

- Supply (3V3_S3C): **U23 C** via **F2 / D7** or **D6**

- S°C banks on 3V3: **U19A / U19E / U19F**

- S°C banks on 1V8: **U19B / U19C / U19D**

Auxiliary circuitry (for D-slot-shared interfaces):

- JTAG multiplexing between S°C and Dx: **Uj1**

- CS generation of PS-SPi0 (same targets): **U25**

Sequencing- and safety-related remarks:

- The card-driven "OK" signal (PILOT_IN) plus the slot controller's internal state (de)assert OE
- The S°C receives 1 OE per slot, ANDs it with its internal state, and sets per-slot "OE"s (_OUT)

Output_Enable (PILOT_OUT)

FLT

CarrierRdy

!FLT

OE

Power Supply Supervisors (Umi A/B)

External Stop

SoC

D1-Slot Controller

PILOT_IN

2x

2x

D1-Slot

D2-Slot Controller

PILOT_IN

2x

2x

D2-Slot

D3-Slot Controller

PILOT_IN

2x

2x

D3-Slot

D4-Slot Controller

PILOT_IN

2x

2x

D4-Slot

D5-Slot Controller

PILOT_IN

2x

2x

D5-Slot

Title Block_Diagram_Safety.SchDoc

Revision: 06

Design Engineer: AG / EA / MG

Project: UZ_CarrierBoard.PrjPcb

UltraZohm

www.ultrazohm.com

Date: 31/07/2025

Sheet 42 of 62

