Skip to main content
Ctrl+K

UltraZohm documentation

  • Getting started
  • Guide
  • Hardware
  • Software
  • IP Cores
  • Getting started
  • Guide
  • Hardware
  • Software
  • IP Cores

Section Navigation

Project

  • Use cases
  • Project structure
    • Contribution Workflow
    • List of contributors
  • Infrastructure
    • Bitbucket
    • Continuous Integration
    • Tcl Scripts
    • VS Code Remote Container
  • How to guides
    • How to docs
    • Controller in the Loop
    • Vivado
      • Problems and Solutions
      • Constraints
    • Binary Export (to SD)
    • How to create an IP core driver
    • Troubleshooting
    • Vitis
      • Vitis Programming Modes
      • Connection with the Vitis Serial Terminal
      • Include math.h lib
      • Xilinx Quick Emulator (QEMU)
      • Optimization Levels of the Compiler
      • Create new Project
    • How to use FOC for multiple machines
    • How to create framework functions from Embedded Coder
    • How to set encoder offset
    • Porting the UZ-Framework for the KR260

Platform

  • Platform Architecture
  • APU Software
    • Data mover: A53 side
    • Platform Framework
    • A53 as accelerator for R5 ISR
  • RPU Software
    • R5 interrupts
    • Data mover: R5 side
    • R5 state machine
  • Vivado Framework
    • Default Vivado project
    • Vivado build Tcl scripts
  • CPLD
    • Create a CPLD program using ABEL
    • Programming the CPLD
    • Install Lattice Toolchain (CPLD)
    • Create a CPLD program using Lattice Diamond

Code generation

  • Embedded Coder (C code)
    • Import external C types
    • Definitions
  • HDL Coder (HDL)
    • Definitions
  • Vitis HLS (HDL)

Javascope

  • Java JDK
  • Network
  • JavaScope
    • JavaScope Customization
    • JavaScope Legacy GUI (deprecated)
  • uz_dataviewer
    • Build
    • Usage guide
    • Limitations of web version
    • Node plugins
    • Python library
    • Developer reference
    • Roadmap
  • Data viewer (deprecated)
  • Guide
  • RPU Software

RPU Software#

RPU Software

  • R5 interrupts
    • Software User Model
    • Structure of the Interrupt
    • Trigger of ADC Conversion
  • Data mover: R5 side
    • Idea
    • Shared header file
    • Current implementation on R5
    • Selection of transmitted channels
    • See also
  • R5 state machine
    • Software reference

previous

A53 as accelerator for R5 ISR

next

R5 interrupts
Show Source

© Copyright 2026, UltraZohm Community.

Created using Sphinx 9.1.0.

Built with the PyData Sphinx Theme 0.19.0.